Abstract-Repetitive control (RC) presents an attractive solution to achieve low steady-state tracking error and total harmonic distortion for periodic signals. For the conventional RC (CRC), it requires the ratio of the reference signal period to the fixed sampling period to be an integer. Therefore, the reference signal with a variable frequency or a fractional period ratio will lead to severe performance degradation. Although existing hardware variable sampling (VS) rate methods enable the CRC to be frequency adaptive, the VS frequency will also influence the overall system stability, and they need that the CPU has the VS frequency ability. In this paper, a flexible and easy-toimplement method, virtual VS (VVS), is proposed to enable the RC to be frequency adaptive. The proposed VVS method that creates a virtual delay unit to approximate each VS delay achieves a flexible VS as similar to the hardware-based VS but it does not influence the overall system sampling frequency and stability. Experimental results of a single-phase dc/ac converter system are presented to demonstrate the effectiveness of the proposed VVS-RC.
I. INTRODUCTION
R EPETITIVE control (RC) is widely used in dealing with periodic signals including tracking periodic references and rejecting periodic disturbances. The periodic nature of power source signals makes the RC an effective approach to maintain and improve the quality of power supplies with excellent waveform and low total harmonic distortion (THD) [1] - [6] . Therefore, the RC has been effectively used in the applications of power converters [7] - [12] , active power filters [13] - [15] , and other industry facilities [16] , [17] .
For the conventional RC (CRC), it requires the unit z −N to provide a time delay that equals to one period of the reference signal. Therefore, the delay length N should be equal to the ratio of the reference period to the sampling period [18] . However, an integer delay length N cannot be guaranteed in most existing RC works, especially when the reference signal is under the influence of frequency fluctuations. Some examples are listed as follows.
1) The reference period is not an integral multiple of the sampling period [19] . When a 60-Hz reference ac voltage signal is sampled with a sampling frequency of 10 kHz, the ratio equals to 166.67. 2) For the renewable energy-based microgrid system, the unstable energy output from wind or photovoltaic generators can easily lead to a sudden power imbalance or a large frequency fluctuation [20] . For example, a 1-Hz frequency fluctuation for a 60-Hz microgrid system will result in the ratio change from 163.9 to 169.5, accordingly. 3) New generation aircraft power systems require a variable-frequency supply, generally in the range of 360-900 Hz [21] , [22] . The reference frequency of the bus-connected converters and active filters varies with the frequency of the power system.
The RC cannot maintain a fixed delay length N when the reference frequency is changing. Inaccurate delay length N will deviate the peak gains of the digital RC away from the fundamental and harmonic frequencies, which will reduce harmonics suppression and deteriorate the tracking performance. Variable sampling (VS)/switching period techniques were developed to maintain fixed integer samples per reference period for the wind and aircraft power systems [23] , [24] . However, it requires that the digital control system has the capability of the VS frequency. In addition, the VS frequency method also compromises the overall closed-loop stability [25] . Some other approaches were also proposed to solve similar issues. A parallel structure fractional RC scheme was developed [26] in which a correction factor in complex number is inserted to adjust the poles for each parallel RC. The fractional-order delay z −N f (N f ∈ [0, n]) is approximated by the nth-order finite impluse response (FIR) filter in [27] - [29] . A linear-phase-lag low-pass filter was designed to compensate for the fractional delay length [30] . Although these methods show improvements, novel and generic solutions are needed, 2168-6777 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. since the complex correction factor in [26] is difficult to be implemented, and the compensation methods in [27] - [29] are only designed to approximate the fractional delay part of the ratio of the sampling frequency to the reference frequency.
If the variable reference frequency leads to fractional-order delay length N f beyond the range [0, n], the fractional delay method is not able to provide an accurate compensation. To achieve a generic solution to this problem, this paper proposes a virtual VS RC (VVS-RC) scheme. The VVS approximates a VS period under a fixed sampling frequency. By setting this flexible VVS period, the digital RC is able to maintain an integer delay length N v under different situations mentioned above by adjusting coefficients in the VVS. In this way, the VVS method provides a flexible and fundamental solution to the nonintegral delay length and frequency adaptive problem for the digital RC.
The remainder of this paper is organized as follows. Section II states the frequency sensitivity of the CRC, the detail of the VVS construction, and VVS-RC structure and its stability analysis; Section III studies the modeling and parameter setting for the VVS-RC. Experimental results are presented in Section IV to verify the effectiveness of the VVS-RC method, which is followed by concluding remarks in Section V. Fig. 1 shows a typical digital control system with a plugin CRC for a periodic signal reference [31] , where R(z) is the periodic reference input with reference fundamental frequency f r and reference period
II. VIRTUAL VARIABLE SAMPLING RC

A. Frequency Sensitivity of CRC
is the system output, and the system sampling frequency is f s . The plug-in CRC scheme is a feed-forward controller that consists of an RC gain K r , the low-pass filter Q(z), the phase lead filter G f (z), and period delay z −N in which the integral delay length N = T r /T s is the nearest integer to the ratio of the reference period T r to the sampling period T s = 1/ f s .
The transfer function of the CRC G rc (z) in Fig. 1 is
where
is the system tracking error. In the frequency domain, the RC transfer function in (1) has an infinity magnitude gain at the fundamental and all harmonic frequencies of the reference signal without concerning the lowpass filter Q(z). Therefore, the RC is able to achieve zero tracking errors on the desired frequency and eliminate the second-order harmonic component and higher order harmonic components to realize a low THD level.
However, the traditional CRC is very sensitive to reference frequency fluctuations. Even a small frequency fluctuation will lead to severe magnitude decline on the fundamental and all harmonic frequencies. Based on the Euler's equation, the magnitude response of the RC transfer function (1) without concerning the low-pass filter Q(s) is
Note that the phase lead compensation G f (z) = z γ with γ being the lead step has been ignored in (2) because of its unit magnitude. Fig. 2 shows the magnitudes around the first five harmonics (h = 1, 2, . . . , 5) of the CRC designed for a 60-Hz system. From Fig. 2 , the RC magnitude on the first harmonic frequency will decrease from infinity to 25.5 dB when the reference frequency deviates 0.5 Hz away from the desired frequency, and this magnitude drop is more obvious for higher order harmonics frequencies. The capabilities of the CRC periodic signal tracking and harmonic elimination will severely degrade under reference frequency fluctuations.
B. Virtual Variable Sampling
In the CRC, the delay length N in z −N is assumed to be an integer. However, it is difficult or even impossible to have a constant integral ratio T r /T s , especially when the reference fundamental frequency f r is varying or under certain disturbances. A generic way to address this problem is to use a varying sampling frequency scheme [23] , [24] . However, the limitations of these varying frequency schemes are the high requirement of CPU processing capacity and the influence on the overall system stability.
To overcome the limitations of hardware-based VS methods, an easy-to-implement solution based on software signal processing, VVS, is proposed in this section. In the VVS method, the variable delay period, T v , is approximated by an nth-order FIR filter, while the overall system sampling period is still a constant value. The Lagrange interpolation polynomial method is applied to approximate the variable delay period as
where T s is the overall system sampling period. The VVS delay period T v is able to approximate a VS time delay from T s to nT s . A higher order of the VVS period provides more approximation accuracy and a larger range, while it also brings more computational cost. With the development of the CPU computational ability, the computational cost is not the significant restriction for VVS applications. In this paper, the VVS delay order n is selected as 3, which makes T v is able to approximate the period from T s to 3T s
Fig . 3 shows the magnitude of the third-order VVS delay unit z −1 v when the VS period T v changes from T s to 3T s under a 10-kHz sampling frequency. The unity magnitude means the zero approximation error. Based on (3), the VVS delay
It is obvious that there is no approximation error when T v = T s , 2T s , or 3T s . The VVS delay unit performs as a low-pass filter property below the Nyquist frequency. For the signal with a frequency from 0 to 500 Hz, the VVS delay unit has the approximation accuracy above 99.97%.
C. Virtual Variable Sampling RC
To make the RC frequency adaptive, the VVS method is applied to the RC scheme. First, the constant delay length needs to be selected. Suppose that the variable reference period T r has the range between T r_min and T r_max , and the virtual sampling period T v is between T s and 3T s when the third-order VVS method is applied. The delay length N v should be
Normally, the constant delay length N v chooses an integer near the middle of the range in (5) to make the VVS-RC have the largest frequency adaptability range. After the delay length N v is selected, the virtual sampling period T v under the variable reference period T r is set as
When the reference period T r changes or fluctuates, the virtual sampling period T v needs to be adjusted. The VVS delay unit z −1 v can be determined by (3), accordingly. The comparison among the constant sampling (CS), VS, and VVS is presented in Fig. 4 . The RC requires the CS points in one reference period, but the CS is not able to maintain fixed sampling points when the reference period is changing. When the reference period changes from T r to T r , the CS cannot provide a fixed integer number of delay periods T s for both periods. By changing sampling periods T s and T v , the VS and VVS can easily keep the sampling points as a constant number N or N v . The difference is that the sampling period T v of the VVS is approximated by an FIR filter, which does not require to adjust the physical system sampling frequency.
With the form of the VVS delay unit z −1 v , the VVS-RC is shown in Fig. 5 and has the transfer function as
where K r is the VVS-RC gain and G f (z) is a phase lead filter to be designed based on the VVS frequency.
Comparing with the CRC [31] , z
has a low-pass filter performance as shown in Fig. 3 , thus the filter Q(z) in Fig. 1 is no longer needed. In contrast to the fractional-order RC [27] - [29] , the VVS-RC is able to deal with a signal with a larger frequency variation range. For instance, a third-order FIR filter in [27] - [29] is able to approximate the fractional delay z −N f from z 0 to z −3 . For a 10-kHz sampling frequency system, the fractional-order RC can deal with the reference signal with the frequency from 59.17 to 60.24 Hz when the overall delay range is set from z −166 to z −169 . On the contrary, for a 10-kHz sampling frequency system, a third-order VVS is able to adjust the virtual sampling frequency from 3.33 to 10 kHz, which can deal with the reference signal with the frequency from 41.66 to 125 Hz under a fixed delay z −80 v in the VVS-RC. The cost of the VVS-RC is that it needs more memory unit than the CRC and fractional-order RC. In the case of the prior example, a third-order VVS-RC takes 50% more computational cost than the CRC or fractional-order RC.
Furthermore, the sampling period of input and output is still the system sampling period T s , while all RC analysis is conducted under the virtual sampling period T v . Different from the multirate sampling [8] , aliasing and imaging do not exist in the VVS. Therefore, there is no need adding antialiasing and anti-imaging filters between the VVS-based RC with the virtual sampling period T v and the digital control system with the system sampling period T s .
D. Fractional-Order Phase Lead Compensation
The phase lead compensation is designed to improve the system stability by providing a phase lead to cancel out the system phase lag mainly resulting from the system model G p (z) in Fig. 1 and digital controller computation delay [18] . Theoretically, it can be implemented as the inverse of the closed-loop system model. In practice, it is difficult to obtain the inverse of the closed-loop system model accurately due to various model uncertainties [32] , [33] .
For an accurate phase compensation, a fractional-order phase lead (FOPL) filter G f (z v ) = z γ v is applied, where γ ∈ R + can be a fractional number. The FOPL can be approximated by an nth-order filter [34] , [35] as
where n i is the nearest integer of (γ − n/2). The Lagrange interpolation coefficients A k which is similar to VVS approximation in (3) can be calculated as
In practice, the order of the phase lead compensation is also selected as n = 3 based on the tradeoff between approximation accuracy and computation complication.
With the form of (8), the FOPL filter produces a linear phase lead as
for the input signal at the angular frequency ω, where ω N is the system Nyquist frequency given by π f s . Therefore, the FOPL filter can produce higher compensation resolution than an integral-order filter.
E. Stability Analysis of VVS-RC
For the overall system in Fig. 1 , when replacing the CRC with the VVS-RC of (7), the error transfer function can be expressed as
where 
If the frequency of the reference r (t) and disturbance d(t) approaches ω l = 2πl f r with l = 0, 1, 2, . . . and less than the system Nyquist frequency, then z −v N v = 1. The system attains a zero tracking error
which indicates that this scheme can suppress all harmonics of the periodic error signal, even in the presence of unmodeled dynamics. The advantage of the VVS-RC is that it does not require the sampling frequency to be an integral multiple of the fundamental frequency of the reference signal. The overall system holds the stability conditions: the closedloop feedback system G(z) is stable [36] , [37] , and
Obviously, the stability criteria for the VVS-RC system mentioned earlier are compatible to those of an RC system. The design of the control gain K r and compensation filter G f (z v ) for the proposed VVS-RC are the same as that for a CRC with a fractional-order phase lead [34] 16) where N g and δ g represent magnitude and phase response of the closed-loop transfer function G(z), ε is a small positive constant to enhance the system robustness [18] . Fig. 6 shows a plug-in VVS-RC controlled single-phase dc/ac converter system, where E n is the dc bus voltage; L and C are the inductor-capacitor (LC) filter; R is the linear load (LL); C r , L r , and R r are the capacitor, inductor, and resistor in a rectifier load (RL), respectively. The output voltage V out and inductor current I L are two system states for the state feedback controller (SFC); V in is the input pulsewidth modulation (PWM) voltage.
III. VVS-RC FOR SINGLE-PHASE DC/AC CONVERTER
A. Modeling of the DC/AC PWM Converter
With a sampling interval T s = 1/ f s , the discrete-time state space of the single-phase dc/ac converter system in Fig. 6 can be written as [38] v(k + 1) 
B. State Feedback Controller Design
The SFC for the system (17) has the form as
where k 1 , k 2 , and g are controller parameters, and v r is the reference sinusoidal voltage. With the SFC (18), the closed-loop system becomes
The poles of the feedback control system can be assigned by adjusting coefficients k 1 and k 2 . The transfer function can be rewritten as [39] 
With the parameters in Table I and SFC being k 1 = 0.5, k 2 = 7, and g = 1.5, the closed-loop transfer function for a 60-Hz single-phase 110-V dc/ac converter is derived as
The feedback control system is stable with the poles p 1 = 0 and p 2 = 0.773 in the unit circle. With only the feedback controller, a severe phase lag in tracking and high distortions influence the output performance under no load (NL), LL, and RL conditions. The major distortion components appear on the third-and fifth order harmonic frequencies.
C. Plug-in VVS-RC Design
For the CRC, the delay length chooses the closest integer of the ratio of T r/T s, N = T r /T s = 166.67 = 167. For the VVS-RC, the delay length N v is selected as 80, which meets the requirement of (5). With this setting, the VVS-RC is able to check the signal from 41.67 to 125 Hz. The VVS delay unit for a 60-Hz reference signal is
The next step is to choose the RC gain K r and to build the linear phase lead filter G f (z v ). In order to achieve a fast transient response after applying the VVS-RC, K r is selected as 1, which also meets the requirement of (15) . The phase lead of G f (z v ) is designed by following the analysis in [18] by measuring the actual system phase lag. The final phase lead is selected as
To compare the performance of the CRC and VVS-RC, the CRC is designed based on the regular CRC design procedure. For the CRC, the delay length N is selected as the closest integer 167 because the ratio T r /T s = 166.67, and the lowpass filter is selected as Q(z) = 0.1 z −1 + 0.8 + 0.1 z 1 . Fig. 7 shows the magnitude response comparison of the VVS-RC and CRC. For the CRC, the frequency resolution for the magnitude peak is f s × h/N, where h is the harmonic order. In this case, because the ratio of the sampling frequency to the reference frequency is not an integer, the magnitude peaks of the CRC shift away from the fundamental frequency and its harmonic frequencies. On the contrary, the VVS RC does not have the limit on frequency resolution. Therefore, the magnitude peak is easy to be set at the desired frequency. Another different aspect is the peak magnitude. The VVS RC achieves a larger magnitude than the CRC at the low frequency. As a result, it is able to have a better harmonic distortion elimination ability at these harmonics. Fig. 8 shows the experimental setup, which consists of a dSPACE-controlled PWM insulated-gate bipolar transistor (IGBT) H-bridge device, LC filter, dc power source, loads, and signal collection circuits.
IV. EXPERIMENTAL VALIDATION
A. System Setup
In the experiments, the plug-in VVS-RC and SFC are generated in MATLAB Simulink and implemented in the dSPACE DS1103 board to control the H-bridge IGBT converter. The output voltage and current waveform are recorded via ControlDesk for system control and performance analysis. 
B. Experimental Results and Comparison
The transient responses and tracking errors after applying the VVS-RC under the LL and RL are presented in Figs. 9 and 10. Under only the SFC, the output has large tracking errors because of the magnitude and phase error. After applying the VVS-RC, the tracking error converges to a very limited value after about three cycles. Table II gives the result comparisons for Fig. 11 in terms of the tracking error in the root-mean-square value and THD under LL, NL, and RL. From Table II, the SFC shows an TABLE II   STEADY-STATE PERFORMANCE COMPARISON IN  TERMS OF TRACKING ERROR , the VVS-RC shows the best performance under different load conditions with 39.3%, 33.2%, and 52.8% improvement on tracking errors and 58.4%, 41.5%, and 67.4% on the THD compared with the CRC.
C. VVS-RC Under Sudden Load Change
Figs. 12 and 13 show that the VVS-RC operates under sudden step load changes from NL to LL and RL, respectively. It is clear that the output voltages do not vary significantly and recover from the sudden step load changes within about four cycles for the LL condition and seven cycles for the RL condition. The experiments prove that the VVS-RC is robust to sudden load changes. 
D. Frequency Adaptability Comparison Between the CRC and the VVS-RC
Figs. 14 and 15 show the transient response of the CRC and VVS-RC under a reference frequency change from 60 to 61 Hz. By flexibly adjusting the VVS delay unit, the tracking error of the VVS-RC converges to a very limited value after about 10 cycles transient process. Without the frequency adaptability, the steady-state tracking error of the CRC increases under such a frequency fluctuation. The proposed VVS method enables the RC with an excellent frequency adaptability.
V. CONCLUSION
In this paper, a flexible, generic, and easy-to-implement VVS RC was proposed to address the performance degradation caused by the fractional ratio of the reference period to the sampling period. With a fixed system sampling period, a VVS period was achieved by building an approximated virtual unit delay. Based on this, the RC can be implemented with a VVS period that is different from the system sampling period. Comparing with VS period methods that are achieved in hardware, the VVS period is approximated by software and therefore is simpler and more economical. In contrast to the fractional-order RC in previous work, this method is more flexible and can deal with signals with a larger frequency variation range. The cost of the VVS-RC is that it will take more computational memories than the CRC or fractional-order RC. Theoretical analysis shows that the proposed RC scheme is able to make the infinity gain appears on the fundamental and harmonic frequencies of the periodic signal, which guarantees the tracking performance. Experimental results have also shown that the VVS RC offers the transient performance as fast as the CRC, and better tracking performance than the CRC under a fractional frequency ratio. The proposed RC scheme can also be used for solving the fractional delay length problem when the digital RC is applied in the grid-connected device, especially when the grid frequency fluctuates under disturbances.
